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[571 ABSTRACT 
A DC-to-DC converter employs four transistor 
switches in a bridge to chop D C  power from a source, 
and a voltage multiplying diode rectifying ladder net- 
work to rectify and filter the chopped DC power for 
delivery to a load. The bridge switches are cross-cou- 
pled in order for diagonally opposite pairs to turn on 
and off together using RC networks for the cross-cou- 
pling to achieve the mode of operation of a free running 
multivibrator, and the diode rectifying ladder is config- 
ured to operate in a push-pull mode driven from oppo- 
site sides of the multivibrator outputs of the bridge 
switches. The four transistor switches provide a square- 
wave output voltage which has a peak-to-peak arnpli- 
tude that is twice the input DC voltage, and is thus 
useful as a DC-to-AC inverter. 
438-441. 
8 Claims, 9 Drawing Figures 
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required, especially for battery operated systems which 
are weight and size limited and require high conversion 
efficiency to conserve battery power. Prior state-of-the- 
art systems tend to be heavier and less efficient than 
tions. Use is also contemplated whenever an efficient 
DC-to-AC conversion is required such as the gyro ap- 
plication mentioned above, in which case the circuit is 
often called an inverter. 
POWER CONVERTER 
ORIGIN OF INVENTION 
ployee of the United States Government and may be 
manufactured and used by and for the Government for 
governmental purposes without the payment of any 
royalties thereon or therefore. 
BACKGROUND OF THE INVENTION OBJECTS AND SUMMARY OF THE 
This invention relates to power converters, and more INVENTION 
particularly to a circuit for efficient use of transistor An object of this invention is to provide a circuit for 
switches to chop DC power from a source, and a volt- converting a source of DC power of one voltage to a 
age multiplying diode rectifying ladder network to l5 source of power of another voltage. Another object is 
rectify and filter the chopped power delivered to a load. to provide such a circuit with high conversion effi- 
Photo flash units for camera, geiger counters? and ciency. Still another object is to provide a converter 
other electronic equipment require a source of high with a minimum weight. 
. 
The invention described herein was made by an em- desired for spacecraft and other lightweight applica- 
10 
voltage DC current to Operate. 
Source is Often an inexpensive low 
step-up DC-to-DC converter is required* Long battery 
Since the Primary In summary, these and other objects of the invention 
battery* a 2o are achieved by a self-oscillating, transformerless bridge 
and with circuit for chopping DC-power from a life is usually desirable and therefore a high conversion a pealc-to-peak voltage amplitude that is twice the input efficiency is required. This invention meets these re- DC voltage, and where DC-to-DC conversion is de- quirements. About one-half of the present integrated circuit 25 sired, a voltage multiplying rectifier and filter for deliv- 
equipments require, in addition to a low voltage source ery Of DC power to a load with a 
(such as $ 5  v D c ) ,  a higher voltage (such as nents. The bridge circuit is comprised of a first pair of 
+ 10 VDC, - 10 VDC, or - 15 VDC). This is also true transistors of one conductivity type on adjacent sides of 
of many of the microprocessors which are currently in the bridge, and a second pair of transistors of opposite 
popular demand. To supply these higher voltage and 30 conductivity in the remaining sides of the bridge, each 
mixed power requirements, power supplies using AC transistor being connected as a switch to control the 
inputs with transformer-rectifiers, multi-battery packs, flow of current through a side of the bridge in response 
or DC-to-DC converters are available; however, they to a voltage applied to control terminals thereof. A 
have undesirable features, such as: requiring a source of source of DC voltage is connected to the bridge across 
AC voltage; transformers that are large or heavy; de- 35 junctions where transistors of the same conductivity 
signs that are costly; and/or do not have a high conver- type are joined, and the control terminals of two joined 
sion efficiency. There is a need for a step-up DC-to-AC transistors of opposite conductivity are connected to 
or DC-to-DC converter that is not only efficient and the junction between the other two transistors of oppo- 
inexpensive, but also light and not bulky, is . ,  imple- site conductivity through an RC timing circuit such that 
mented without a transformer. 40 diametrically opposite transistors of opposite conduc- 
One application of Particularly high Potential use is in tivity types first conduct for a period determined by the 
the displays for electronic Ca~CUlatOrS and instrument ~pc timing circuit and then the other diametrically op- 
displays. There are four types of displays currently posite transistors conduct in a free running multivibra- 
Of 
available: LED (light emitting diode); LCD (liquid tor mode. A chopped output is obtained at terminals 
crysta1 display); fluorescent; and neon. To date, the 45 connected to the bridge at junctions where transistors 
market prefers LEDs and LCDs9 Some prod- of opposite conductivity types are joined. This chopped 
ucts, like pocket calculators and cash registers, are using output is applied to a voltage multiplying rectifier and 
fluorescent which are pleasing filter comprised of diodes and capacitors connected in a 
and brighter than LEDs' LEDs Operate On low 
but have a high current drain upon the battery and 50 
present a rather harsh display. LCDs still have cost, 
response time, and temperature characteristic problems. 
And while neon displays have none of these drawbacks, 
to operate from a low cost, low voltage battery source 55 chopped input and DC Output* For 
because they require 180 VDC starting potential. This tion, two sets of diodes are connected in series between 
invention may supply this need for displays. M~~~ circuit ground and the output. Alternate junctions (odd 
fluorescent lighting fixtures also require a source of numbered ones starting at ground) of one set are con- 
high voltage for starting current. Cathode ray tubes, nected to receive One voltage input through 
television picture tubes, and photo multipliers also re- 60 separate capacitors, and the remaining Junctions of the 
quire a high voltage, low current source. The list of one set are connected to receive the other chopped 
potential users of this invention is extensive. For exam- voltage input through separate capacitors. The Same is 
ple, the invention was first developed and used to sup- true for the other set of diodes. The capacitors that 
ply a 12 volt negative DC source to circuitry in a televi- receive each chopped voltage input are connected to 
sion test signal generator. The invention was next used 65 receive the voltage in series or in parallel, or partly in 
as a DC-to-AC inverter to power a gyro used on a series and in parallel. For a halfwave configuration, one 
remotely piloted airplane. Other immediate uses are set of series connected diodes is omitted, together with 
contemplated wherever conversion of DC power is the capacitors that would normally be connected to it. 
ladder configuration to provide half wave, or full wave 
rectification, and develop a DC output that is, except 
for forward diode voltage drops, a multiple of the peak- 
to-peak chopped output of the bridge, depending upon 
they need a very efficient DC-to-DC step-up converter how many capacitor sections are stacked between the 
wave 
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The novel features o f  the invcnlion arc set forth with 
particularity i n  the appended claims. The invention will 
hcst he understood I‘roni the following description when 
read i n  corijunction with the accompanying drawings. 
BRIEF DFSCKII’TION OF T H E  DRAWINGS 
FIG. 1 is a schematic diagram o f  a free running chop- 
per for inverting DC to AC with a voltage multiplying 
rcctilicr and filter of a configuration shown in FIG. 6, 7, 
8 or 9. IO 
FIGS. 2 and 3 illustrate the operation of the free 
running chopper using idcalizcd switches t o  represent 
transistors o f  the chopper. 
FIGS. 4 and 5 iliustratc prior-art voltage multiplying 
rectifiers which may be used in the combination of FIG. 15 
1. 
FIG. 6 illustrates a preferred embodiment o f  a full- 
wave voltage multiplying rectifier and filter in accor- 
dance with one part of the invention for use in the com- 
biiiation o f  FIG. 1. 20 
F71G. 7 illustrates an alternative configuration for the 
voltage multiplying rcctificr and filter of FIG. 6.  
FIG. 8 illustrates an alternative for the embodiment 
o f  FIG. 7 useful for half-wave rectification and filtering. 
FIG. 9 illustrates an embodiment that is half like that 25 
of FIG. 7 and half like that o f  FIG. 6. 
5 
DESCRII’TION O F  PREFERRED 
EMBODIMENTS 
circuit 10 comprised o f  bipolar power transistors Q1 
through Q4. One pair, transistors Q1 and Q 4 ,  are of the 
same conductivity type shown as PNP junction transis- 
tors, although a 1’-channel field effect transistor could 
be used instead. The other pair, transistors Q2 and 91, 35 
are of opposite conductivity type, narncly NI’N junc- 
tion transistors, as shown, or N-channel. The emitters of 
transistors QI  and Q4 are connected t o  a source of DC 
voltage (+VDC) and the emitters of the transistors Q2 
and Q3 are connected to circuit ground (or the negative 40 
Kcferring now to FIG. 1, there is shown a bridge 30 
terminal of the voltage source).The bases (control ter- 
minals) of the transistors QI and Q 3  on one side of the 
power supply connections are connected to one bridge 
output terminal B through RC timing circuits and also 
to each other through a resistor R2, and the bases of the 
transistors Q 2  and Q 4  on the other side of the power 
supply connections are connected to an output terminal 
A through RC timing circuits and also to each other 
through a resistor RI .  The output terminal B is thus 
coupled to the bases of the transistors QI and 4 3  
through capacitors C1 and C2. Similarly the output 
terminal A is coupled to the bases of the transistors 4 4  
and Q 2  through capacitors C3 and C 4 .  
Operation of this configuration of  cross-coupled tran- 
sistors in a bridge circuit 10 is illustrated by FIGS. 2 and 
3 in which transistors are represented by ideal switches 
controlled so that switches labeled S I  first close while 
those labeled Szopen (FIG. 2) so that output terminal B 
is at ground potential while the output terminal A is at 
the DC input potential, and then switches labeled SI 
open while those labeled S 2  close (FIG. 3) so that the 
output terminal A is at ground potential while the out- 
put terminal B is at the DC input potential. Switches SI 
obviously represent transistors Q1 and Q 2  in the same 
positions of the bridge, while switches S2 represent the 
transistors Q 3  and Q 4 .  
This operation of the switches SI and the switches S 2  
results in a squarewave output voltage between termi- 
15 
50 
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4 
nals A and 13 which has a peak-to-pcak amplitude that is 
twice the input DC voltage. This cffcctivc voltage dou- 
bling over that which would bc obtained from a two 
switch system is important from the standpoint o f  con- 
version efficiency. 
The ideal switches shown in FIG. 2 and FIG. 3 
should have zero contact resistance when closed, inli- 
nitc rcsistancc when open, and opcratc at a high frc- 
quency rate. The switches must also be precisely timed 
to preclude shorting the DC input to ground by 
switches SI and S2 closing at the same time. This ideal 
switching is closely achieved by the invention as hhown 
in FIG. 1. Zero contact resistance in the switching is 
effectively achieved by virtue of the fact that the only 
resistance present is the saturation resistance of the 
bipolar power transistors which are readily available 
with valucs o f  saturation resistance less than 0.1 ohm. 
This allows the circuit to operate with DC input levels 
as low as 1.5 volts and is also part of the reason that the 
invention achieved a high conversion efficiency. When 
the transistors are switched off, they present an open 
circuit that is effcctively of infinite resistance for all 
practical purposes, thus achieving a second requirement 
of the ideal switching network. A third requirement, the 
precisely timed, high frequency operation of the 
switches is achieved through the use of the resistors RI, 
R2 and capacitors C1, C2, C3, and C 4 .  
When the DC source voltage i s  first applied, electron 
flow occurs from ground through Q3, R2, and QI in 
serics and also through 9 2 ,  RI ,  and Q 4  in series. This 
partially turns on all four transistors, Q I ,  Q2, 9 3 ,  and Q4. 
This is the first phase of the self starting feature which 
lasts only a fraction of a second. Next, noise which is 
always present at a very small amplitude triggers the 
system into oscillation through the coupling capacitors 
CI ,  C2, Cj, and C4. For example, at first turn on, transis- 
tors QI ,  Q2, Q3, and Q4 are all conducting approxi- 
mately equally and if noise causes Q 3  to conduct less, a 
positive going potential on output terminal A is passed 
through a resistor R3 in series with C3 to the base of Q4 
turning Q 4  off, and likewise the positive going potential 
at terminal A is passed through R3 in series with C4 to 
the base of Q 2  turning 4 2  on. This causes output termi- 
nal B to go more negative turning Q 3  off and QI on, 
which further turns 4 2  on and 4 4  off until the state 
where both Q 3  and Q 4  are full off and Q1 and 4 2  are full 
on is rapidly achieved. This state with transistors Qjand 
Q4ful l  on and transistors QI and Q 2  full off is maintained 
for a time determined by the RC time constants of the 
system capacitors such as capacitor C3 and resistor R I  
for transistor 4 4  while transistor 4 2  is on. Thereafter, 
the state of the switches rapidly reverses. The result is a 
squarewave output of the desired frequency between 
output terminals A and B. Resistors R2 and R4 are used 
to limit base current flowing into or out of transistors 
QI ,  Q2, Q3, and 4 4  during the time of switching transi- 
tion. 
The second part of the invention is the voltage multi- 
plying rectifier and filter (hereafter called a “stack”), 
variations of which are shown in FIGS. 6 through 9. 
The prior art method is shown in FIG. 4 and also in 
FIG. 5. A theoretical analysis of this prior art, as writ- 
ten under contract by Standford University, is con- 
tained in a paper by J. S. Brugler, “Theoretical Perfor- 
mance of Voltage Multiplier Circuits,” IEEE Journal of 
Solid State Circuits, June, 1971, pp. 132-135. A less 
theoretical discussion is contained in an article by Wal- 
ter Wills, “Get high voltage with low-cost multipliers,” 
5 
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Ikctroiiic I)c\lgti 1.3, June 21, 1074, pp. 04- hX. ‘ I ~ I c  
suhtitlc of thi\ iirticlc \latcs “ I f  it’s i i  low-currciit appli- 
cation, siinplc tlioctc-capacilor networks c;ui be cas- 
c;rtlctl to deliver any voltage you ncc 
14‘iG. 4 is fouiitl  extensively 111 the litcralure, hut the 
iiiorc cflicicnt nppro;ichcs o f  l;lGS. 6 rhrough 9 hi  
iiot houri found clscwhcrc. 
‘l‘hc oper;ition o f  thew new rectifier \tacks ;ire uiitlcr- 
underst:uicliiig the operation of thc prior 
ack of I’ICi. 4. Wlieii the input voltage is 
positive, a tliodc 1 shunts current to ground, but when i t  
is ricg;itivc i t  charges a capacitor C I  I negative tIirough 
rliodc 2. Subsequent cycles continue to charge the ea- 
pacitor CI I more negative, iind while diodc 2 is 
switched off  during ii positive half cycle capacitor C12 
charges. through ii diodc 3, and s o  on, uiit i l  all o f  thc 
capacitors arc chargcd. ‘The input capacitor Clo scrves 
nicrely to AC couple the illput squar&wavc voltage, and 
tlic odd nunibcrcd cap;icitors serve merely to bootstrap 
thc charge u p  the even nunibcrcd capncitors which, 
because they iirc in series, multiply the voltage rcclified 
by the diodes connectcd in series between ground arid 
thc output tcrminal. This is perhaps thc simplest expla- 
nation that can be given lo understand the operation of 
this well knowii halfwave voltage multiplying rectifier 
and filter. FIG. 5 shows two rectifier stacks of FIG. 4 
beck to back sharing four capacitors in  common. These 
four common capacitors will be found to have a DC 
charge only (ix., constant chilrge) due to the usc of a 
second squi\rewave input and thereforc thc four  capaci- 
tors scrve no purpose and may be eliminated without 
chiuiging the operation of the circuit. Once the four 
capacitors are eliminated, i t  can be seen that alternate 
diodes 2 and 4 are redundant and can also be eliminated, 
thus, further reducing the parts count and resulting in 
one embodiment of the invention shown in FIG. 6.  This 
and all other embodiments ;ire not limited to the number 
o f  stages shown, but may be used with one or more 
stages of any number. 
FIG. 6 is a preferred form of  the invention, and FIG. 
7 is an alternate form of the invention. FIG. 8 is a half- 
wave configuration of the invention. and FIG. 9 is a 
form that combines the configuration of FIG. 7 with 
that of FIG. 6.  In  these new and improved stacks, the 
same reference numerals are being retained as for corre- 
sponding elements in the prior art to facilitate under- 
standing their organization and operation from the de- 
scription of the prior art in  FIGS. 4 and 5. Operation of 
the elements remaining i n  the improved stacks is the 
same; the improvement is in the elimination of elements 
found to be not necessary. The invention in the stacks is 
in  the reduction of elements or parts which results in  
greater canversion efficiency, with the further variation 
of inputs A and B being applied directly to the capaci- 
tors i n  series in  the configuration FIG. 6 and in parallel 
in the configurations of FIGS. 7 and 8, and in series-par- 
allel in  the combination of those configurations in FIG. 
9. Note that in all of these configurations of FIGS. 6,7, 
8 and 9. diodes identified by the reference numeral 6 are 
retained at the output for isolation of the last stage. In  
the configuration of FIG. 9 there are two stages of the 
configuration of FIG. 7 followed by two stages of the 
configuration of FIG. 6. I n  the half-wave configuration 
of FIG. 8. half the capacitors and diodes of the configu- 
ration of FIG. 7 are omitted. and an additional filter 
capacitor Clh is added. 
Although particular embodiments of the invention 
have been described and illustrated herein, it  is recog- 
6 
nizcd that motlilicatioiis aid variations may rcadily 
occur to those skilled i n  the art arid consequently, i t  is 
irilciiilcd that the claims be iritcrprctctl to cover such 
nioditications aiitl equiv. rl I cnts. 
5 What is claimed is: 
I .  A coiivcrtcr having four transistors intcrconncctcd 
at four junctioris to form a four-sided bridge circuit, 
with onc transistor oil each o f  the four sides o f  the 
bridge, and mcaiis for altcrnatcly turning on and off  said 
IO trmiislors iii pairs on opposite sides s o  that an AC volt- 
age is obtained from one pair of  opposite junctions 
while a DC voltage-is applied to the remaining pair o f  
junctions, one of said switches i n  each pair being of one 
cond.uctivily type and the other of  said switches in  each 
15 pair being of opposite conductivity type, with transis- 
lors connected Lo common DC jmctions being of the 
same conductivity type, said means for alternately turn- 
ing on and off said transistors comprising KC timing 
circuits cross coupling control terminals o f  said transis- 
20 tors with control terminals o f  both transistors i n  adja- 
cent sides of said bridge being AC coupled to an AC 
junctjon on the opposik side o f  said bridge, each of said 
KC timing circuits being comprised of  a resistor con- 
nected between control terminals of said transistors on 
25 adjacent sides o f  said bridge, two capacitors connected 
in series between control terminals of said transistors on 
adjacent sides of said bridge. and a resistor connected 
between the AC junction on the opposite side of said 
bridge and a junction between said series connected 
30 capacitors, whereby said transistors connected in a 
bridge circuit are operated in a frec running multivibra- 
t o r  mode for converting said DC voltage to AC volt- 
age. 
2. A converter as defined i n  claim 1 including means 
35 connected to said one pair of AC junctions for voltage 
multiplying, rectifying and filtering the AC voltage 
obtained from said bridge circuit, wherein said voltage 
multiplying, rectifying and filtering means is comprised 
of a set of diodes connected in series between circuit 
40 ground and a DC output terminal, and a plurality of 
capacitors divided i n t o  two sets, one set connected to 
alternate junctions between diodes beginning with the 
junction of the first diode connected to circuit ground 
and the next diode in series, and the other set of capaci- 
45 tors connected to the remaining junctions, said one set 
of capacitors being connected to one of said pair of AC 
junctions and the other set of capacitors being con- 
nected to the other one of said pair of AC junctions. 
3. A converter as defined in claim 2 wherein each of 
50 said one set of capacitors is connected directly to sdid 
one of said pair of AC junctions, and each of said other 
set of capacitors is connected directly to the other of 
said pair of AC junctions. 
4. A converter as defined in claim 2 including a sec- 
55 ond set of diodes connected in series between circuit 
ground and said DC output terminal and additional 
capacitors in  said first and second sets of capacitors for 
connection to said second set of diodes, and wherein 
said additional capacitors divided into two sets are con- 
60 nected to to alternate junctions between said second set 
of diodes. 
5. A converter as defined in claim 4 wherein each of 
said one set of capacitors is connected directly to said 
one of said pair of AC junctions, and each of said other 
65 set of capacitors is connected directly to said other of 
said pair of AC junctions. 
6. A converter as defined i n  claim 4 wherein each of 
said one set of capacitors is connected to said one of said 
7 
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pair of AC junctions in series sequence, and each of said pair being of opposite conductivity type, with transis- 
other set of capacitors is connected to said Other of said tors connected to DC junctions being of the same con- 
pair of AC junctions in series sequence. ductivity type, said means for alternately turning on and 
7. A converter as defined in claim 4 wherein each of off said transistors comprising RC timing circuits cross 
a portion of each of said one set and said other set of 5 coupling control terminals of said transistors with con- 
capacitors is connected directly to said one pair of AC trol terminals of both transistors in adjacent sides of said 
junctions and each of another portion of said one set and bridge being coupled to an AC junction on the opposite 
said other set of capacitors is connected in series se- side of said bridge, each of said RC timing circuits being 
quence to said DC output terminal. comprised of a resistor connected between control ter- 
8. An oscillator having four transistors intercon- 10 minals of said transistors on adjacent sides of said 
nected at four junctions to form a four-sided bridge bridge, two capacitors connected in series between 
circuit, with one transistor on each of the four sides of control terminals of said transistors on adjacent sides of 
the bridge, and means for alternately turning on and off said bridge, and a resistor connected between the AC 
said transistors in pairs on opposite sides so that an AC junction on the opposite side of said bridge and a junc- 
voltage is obtained from one pair of opposite junctions 15 tion between said series connected capacitors, whereby 
while a DC voltage is applied to the remaining pair of said transistors connected in a bridge circuit are oper- 
junctions, one of said switches in each pair being of one ated in a free running multivibrator mode. 
conductivity type and the other of said switches in each * * * * *  
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